intel

8042/8742 UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

- 8042/8742: 12 MHz
- Pin, Software and Architecturally Compatible with 8041A/8741A/8041AH
- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- 2048 × 8 ROM/EPROM, 128 × 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported


- Fully Compatible with MCS-48™, MCS-51™, MCS-80™, MCS-85™, and iAPX-86, 88 Microprocessor Families
- Interchangeable ROM and EPROM Versions
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply

The Intel 8042/8742 is a general-purpose Universal Peripheral Interface that allows the designer to grow his own customized solution for peripheral device control. It contains a low-cost microcomputer with 2K of program memory, 128 bytes of data memory, 8-bit CPU, I/O ports, 8-bit timer/counter, and clock generator in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in the MCS-48TM, MCS-51TM, MCS-80TM, MCS-85TM, iAPX-88, iAPX-86 and other 8-, 16-bit systems.

The 8042/8742 is software, pin, and architecturally compatible with the 8041AH, 8741A. The 8042/8742 doubles the onchip memory space to allow for additional features and performance to be incorporated in upgraded 8041AH/8741A designs. For new designs, the additional memory and performance of the 8042/8742 extends the UPI concept to more complex motor control tasks, 80-column printers and process control applications as examples.

To allow full user flexibility, the program memory is available as ROM in the 8042 version or as UV-erasable EPROM in the 8742 version. The 8742 and the 8042 are fully pin compatible for easy transition from prototype to production level designs. The 8642 is a one-time programmable (at the factory) 8742 which can be ordered as the first 25 pieces of a new 8042 order. The substitution of 8642's for 8042's allows for very fast turnaround for initial code verification and evaluation results.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8042), single-step mode for debug, and dual working register banks.




Symbol	Pin No.	Туре	Name and Function
TEST 0, TEST 1	1 39	I	Test Inputs: Input pins which can be directly tested using conditional branch instructions.
			Frequency Reference: TEST 1 (T_1) also functions as the event timer in- put (under software control). TEST 0 (T_0) is used during PROM program- ming and verification in the 8742.
XTAL 1, XTAL 2	2 3	I	Inputs: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
RESET	4	1	Reset: Input used to reset status flip- flops and to set the program counter to zero.
			RESET is also used during PROM pro- gramming and verification.
SS	5	I	Single Step: Single step input used in conjunction with the SYNC out- put to step the program through each instruction.
ĊŚ	6	I	Chip Select: Chip select input used to select one UPI microcomputer out of several connected to a common data bus.
EA	7	1	External Access: External access input which allows emulation, testing and PROM/ROM verification. This pin should be tied low if unused.
RD	8	1	Read: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
A ₀	9	1	Command/Data Select: Address input used by the master processor to in- dicate whether byte transfer is data $(A_0=0, F1 \text{ is reset})$ or command $(A_0=1, F1 \text{ is set}).$
WR	10	I	Write: I/O write input which enables the master CPU to write data and command words to the UPI INPUT DATA BUS BUFFER.

Table 1. Pin Descripti	ion
------------------------	-----

Symbol	Pin No.	Туре	Name and Function
SYNC	11	0	Output Clock: Output signal which occurs once per UPI-42 instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
D ₀ -D ₇ (BUS)	12-19	I/O	Data Bus: Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-42 microcomputer to an 8-bit master system data bus.
P ₁₀ -P ₁₇	27-34	I/O	Port 1: 8-bit, PORT 1 quasi-bidirec- tional I/O lines.
P ₂₀ -P ₂₇	21-24 35-38	I/O	Port 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P_{20} - P_{23}) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P_{24} - P_{27}) can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P_{24} as Output Buffer Full (OBF) interrupt, P_{25} as Input Buffer Full (\overline{IBF}) interrupt, P_{26} as DMA Request (DRQ), and P_{27} as DMA ACKnowledge (\overline{DACK}).
PROG	25	I/O	Program: Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to
			the 8243. This pin should be tied high if unused.
V _{cc}	40		Power: +5V main power supply pin.
V _{DD}	26		Power: + 5V during normal opera- tion. + 21V during programming operation. Low power standby pin in ROM version.
V _{SS}	20		Ground: Circuit ground potential.

UPI-42 FEATURES

 Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.



2. 8 Bits of Status

ST7	ST ₆	ST5	ST4	F ₁	Fo	IBF	OBF	
D ₇	D ₆	D5	D4	D ₃	D ₂	D ₁	D ₀	`

 ST_4-ST_7 are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.

MOV S	TS, A O	p Code:	90H				
1 1 1 1	0	0	1	0	0	0	0
D ₇							DO

3. RD and WR are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of RD or WR.




During the time that the host CPU is reading the status register, the 8042/8742 is prevented from updating this register or is 'locked out.'

 P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P₂₄ becomes the OBF (Output Buffer Full) pin. A "1" written to P₂₄ enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P₂₄ disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

If "EN FLAGS" has been executed, P_{25} becomes the IBF (Input Buffer Full) pin. A "1" written to P_{25} enables the IBF pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P_{25} disables the IBF


pin (the pin remains low). This pin can be used to indicate that the UPI-42 is ready for data.



5. P_{26} and P_{27} are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed, P_{26} becomes the DRQ (DMA ReQuest) pin. A "1" written to P_{26} causes a DMA request (DRQ is activated). DRQ is deactivated by DACK ·RD, DACK ·WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P_{27} becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



- 6. The RESET input on the 8042/8742 includes a 2-stage synchronizer to support reliable reset operation for 12 MHz operation.
- 7. When EA is enabled on the 8042/8742, the program counter is placed on Port 1 and the lower three bits of Port 2 (MSB = P_{22} , LSB = P_{10}). On the 8042/8742 this information is multiplexed with PORT DATA (see port timing diagrams at end of this data sheet).
- 8. The 8042/8742 supports single step mode as described in the pin description section.

APPLICATIONS




Figure 3. 8085AH-8042/8742 Interface




Figure 5. 8042/8742-8243 Keyboard Scanner

PROGRAMMING, VERIFYING, AND ERASING THE 8742 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 12MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
	Data Output During Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input





Figure 4. 8048H-8042/8742 Interface





WARNING

An attempt to program a missocketed 8742 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- $A_0 = 0V, \overline{CS} = 5V, EA = 5V, \overline{RESET} = 0V, TEST0 = 5V,$ 1. V_{DD} = 5V, clock applied or internal oscillator operating, BUS and PROG floating.
- 2. Insert 8742 in programming socket
- 3. TEST 0 = 0v (select program mode)
- 4. EA = 21V (active program mode)*
- Address applied to BUS and P20-22 5.
- 6. RESET = 5v (latch address)
- Data applied to BUS** 7.
- 8. V_{DD} = 21V (programming power)**
- 9. PROG = 0v followed by one 50 ms pulse to 21V**
- 10. V_{DD} = 5v
- 11. TEST 0 = 5v (verify mode)

- 12. Read and verify data on BUS
- 13. TEST 0 = 0v
- 14. $\overrightarrow{RESET} = 0v$ and repeat from step 5
- 15. Programmer should be at conditions of step 1 when 8742 is removed from socket

*When verifying ROM, EA = 12V.

**Not used in verifying ROM procedure.

8742 Erasure Characteristics

The erasure characteristics of the 8742 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8742 in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8742 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8742 window to prevent unintentional erasure.

The recommended erasure procedure for the 8742 is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/cm² power rating. The 8742 should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	- 65°C to + 150°C
Voltage on Any Pin With Respect	
to Ground	−0.5V to +7V
Power Dissipation	1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

		80	42	8742/8642				
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes	
V _{IL}	Input Low Voltage (Except XTAL1, XTAL2, RESET)	- 0.5	0.8	- 0.5	0.8	V		
V _{IL1}	Input Low Voltage (XTAL1, XTAL2, RESET)	- 0.5	0.6	- 0.5	0.6	V		
ViH	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.2	V _{CC}	2.2	V _{CC}	V		
V _{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	V _{CC}	3.8	Vcc	V	-	
V _{OL}	Output Low Voltage (D₀-D ₇)		0.45		0.45	V	I _{OL} = 2.0 mA	
V _{OL1}	Output Low Voltage (P10P17, P20P27, Sync)		0.45		0.45	V	I _{OL} = 1.6 mA	
V _{OL2}	Output Low Voltage (PROG)		0.45		0.45	V	I _{OL} = 1.0 mA	
V _{он}	Output High Voltage (D0-D7)	2.4		2.4		V	I _{OH} = - 400 μA	
V _{OH1}	Output High Voltage (All Other Outputs)	2.4		2.4		V	I _{OH} = - 50 μA	
կլ	Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, A ₀ , EA)		± 10		± 10	μA	$V_{SS} \leq V_{IN} \geq V_{CC}$	
I _{OZ}	Output Leakage Current (D0-D7, High Z State)		± 10		± 10	μΑ	$V_{SS} + 0.45 \le V_{OUT} \le V_{CC}$	
l _{LI}	Low Input Load Current (P10P17, P20P27)		0.3		0.3	mA	$V_{IL} = 0.8V$	
I _{LI1}	Low Input Load Current (RESET, SS)		0.2		0.2	mA	$V_{IL} = 0.8V$	
I _{DD}	V _{DD} Supply Current		15		15	mA	Typical = 5 mA	
ICC+IDD	Total Supply Current	.*	125		125	mA	Typical=60 mA	
l _{iH}	Input Leakage Current		100		100	μA	$V_{IN} = V_{CC}$	
C _{IN}	Input Capacitance		10		10	pF	s.	
C _{I/O}	I/O Capacitance		20		20	pF		

D.C. CHARACTERISTICS—**PROGRAMMING** ($T_A = 25 \degree C \pm 5 \degree C$, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 21V \pm 1V$)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
Vdoh	VDD Program Voltage High Level	20.0	22.0	V	
VDDL	VDD Voltage Low Level	4.75	5.25	V	
Vpн	PROG Program Voltage High Level	21.5	24.5	V	
VPL	PROG Voltage Low Level		0.2	V	
VEAH	EA Program or Verify Voltage High Level	21.5	24.5	V	
VEAL	EA Voltage Low Level		5:25	V	
loo	VDD High Voltage Supply Current		30.0	mA	
IPROG	PROG High Voltage Supply Current		16.0	mA	
IEA	EA High Voltage Supply Current		1.0	mA	

A.C. CHARACTERISTICS ($T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$, $V_{CC} = V_{DD} = +5V \pm 10\%$) DBB READ

* · · · ·		8042		8642	1. Andrews	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t _{AR}	CS, A ₀ Setup to RDI	0		0		ns
t _{RA}	CS, A ₀ Hold After RD1	0		0		ns
t _{RR}	RD Pulse Width	160		160		ns
t _{AD}	CS, A ₀ to Data Out Delay		130		130	ns ^[1]
t _{RD}	RDI to Data Out Delay		130		130	ns ^[1]
t _{DF}	RD1 to Data Float Delay		85		85	ns
t _{CY}	Cycle Time	1.25	15	1.25	15	μS ^[2]

DBB WRITE

Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t _{AW}	CS, A ₀ Setup to WRI	0		0		ns
t _{WA}	CS, A ₀ Hold After WRt	0	1. A.	0		ns
tww	WR Pulse Width	160		260		ns
t _{DW}	Data Setup to WR1	130		150		ns
t _{WD}	Data Hold After WR1	0		0		ns

NOTES:

1. C_L = 100 pF. 2. 12 MHz XTAL.

A.C. CHARACTERISTICS—PROGRAMMING ($T_A = 25 \text{ °C} \pm 5 \text{ °C}$, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 21V \pm 1V$)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
taw	Address Setup Time to RESET 1	4tCy			
twa	Address Hold Time After RESET 1	4tCy			
tow	Data in Setup Time to PROG 1	4tCy			
twp	Data in Hold Time After PROG I	4tCy			
tрн	RESET Hold Time to Verify	4tCy			· · · · · · · · · · · · · · · · · · ·
tvddw	V _{DD} Setup Time to PROG 1	4tCy		·······	······································
tvddh	VDD Hold Time After PROG 1	Q			1
tew	Program Pulse Width	50	60	mS	
tīw	Test 0 Setup Time for Program Mode	4tCy		· · · ·	
twr	Test 0 Hold Time After Program Mode	4tCy			
tDO	Test 0 to Data Out Delay		4tCy		· · · · · · · · · · · · · · · · · · ·
tww	RESET Pulse Width to Latch Address	4tCy		· ·	· · · · ·
tr, tf	VDD and PROG Rise and Fall Times	0.5	2.0	μS	· ·
tCY	CPU Operation Cycle Time	5.0	a de la	μS	
tRE	RESET Setup Time Before EA 1.	4tCy			

Note: If TEST 0 is high, t_{DO} can be triggered by RESET 1.

A.C. CHARACTERISTICS DMA

Symbol	Parameter	80	8042		8642/8742	
		Min.	Max.	Min.	Max.	Units
t _{ACC}	DACK to WR or RD	0		0		ns
t _{CAC}	RD or WR to DACK	- 0		0		ns
t _{ACD}	DACK to Data Valid		130		130	ns ^[1]
tCRQ	RD or WR to DRQ Cleared	-	90		90	ns

NOTE:

1. C_L = 150 pF.

A.C. CHARACTERISTICS PORT 2 ($T_A = 0$ °C to + 70 °C, $V_{CC} = +5V \pm 10\%$)


Symbol		8042		8642/8742		
	Parameter	Min.	Max.	Min.	Max.	Units
t _{CP}	Port Control Setup Before Falling Edge of PROG	100		100		n.s ^[1]
t _{PC}	Port Control Hold After Falling Edge of PROG	60		60		ns ^[2]
t _{PR}	PROG to Time P2 Input Must Be Valid		650		650	ns ^[1]
tpF	Input Data Hold Time	0	150	0	150	ns ^[2]
t _{DP}	Output Data Setup Time	200		200	[ns ^[1]
t _{PD}	Output Data Hold Time	60		60		ns ^[2]
t _{PP}	PROG Pulse Width	700		700		ns

NOTES:


1. $C_L = 80 \text{ pF}.$

2. $C_L = 20 \text{ pF}.$


A.C. TESTING INPUT, OUTPUT WAVEFORM




CRYSTAL OSCILLATOR MODE




TYPICAL 8042/8742 CURRENT




DRIVING FROM EXTERNAL SOURCE




LC OSCILLATOR MODE





WAVEFORMS





WAVEFORMS (Continued)






The 8742 EPROM can be programmed by the following Intel product:

1. Universal PROM Programmer (UPP series) peripheral of the Intellec[®] Development System with a UPP-549 Personality Card.

WAVEFORMS (Continued)

P20-22 -



ON THE RISING EDGE OF SYNC AND EA IS ENABLED, PORT DATA IS VALID AND CAN BE STROBED. ON THE TRAILING EDGE OF SYNC THE PROGRAM COUNTER CONTENTS ARE AVAILABLE.

Mnemonic	Description	Bytes	Cycles
ACCUMULATOR	<u></u>		•
ADD A, Br	Add register to A	4	4
1 1	Add register to A	1	1
ADD A, @Rr	Add data memory		1
	to A	~	
ADD A, #data	Add immediate to A	2	2
ADDC A, Rr	Add register to A		
	with carry	1	1
ADDC A, @Rr	Add data memory	I	
	to A with carry	2	2
ADDC A, #data	Add immediate	2	2
	to A with carry	1	1
ANL A, Rr	AND register to A	1	1
ANL A, @Rr	AND data memory	1	I
	to A AND immediate to A	2	2
ANL A, #data		1	2
ORLA, Rr	OR register to A	1	1
ORL A, @Rr	OR data memory	I	
OPI A #data	to A	0	0
ORL A, #data	OR immediate to A	2 1	2
XRL A, Rr	Exclusive OR regis-	ſ	I
	ter to A		4
XRL A, @Rr	Exclusive OR data	1	1
	memory to A	•	
XRL A, #data	Exclusive OR imme-	2	2
	diate to A		
INC A	Increment A	1	1
DEC A	Decrement A	1	1
	Clear A	1	1
CPL A	Complement A	1	1
DAA	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RLA	Rotate A left	1	1
RLC A	Rotate A left through	1	1
	carry		
RRA	Rotate A right	1	1
RRC A	Rotate A right	1	1
	through carry		
INPUT/OUTPUT			
IN A, Pp	Input port toA	1	2
OUTL Pp, A	Output A to port	1	2 2
ANL Pp, #data	AND immediate to	2	2
•	port		
ORL Pp, #data	OR immediate to	2	2
	port		
IN A, DBB	Input DBB to A,	1	1
,	clear IBF		
OUT DBB, A	Output A to DBB,	1	1
,	set OBF	·	
MOV STS, A	$A_4 - A_7$ to Bits 4-7 of	1	1
	Status		
MOVD A, Pp	Input Expander	1	2
	port to A	·	_
MOVD Pp, A	Output A to	1	2
	Expander port	•	-
ANLD Pp, A	AND A to Expander	1	2
	port	•	-
ORLD Pp, A	OR A to Expander	1	2
	port	•	-
	F		

Table 2.	UPI™	Instruction S	et
----------	------	---------------	----

Mnemonic	Description	Bytes	Cycles
DATA MOVES			
MOV A, Rr	Move register to A	1	1
MOV A, Rr MOV A, @Rr	Move register to A Move data memory	1	1
	to A		
MOV A, #data	Move immediate	2	2
	TO A		
MOV Rr, A	Move A to register	1	1
MOV @Rr, A	Move A to data	1	, 1
MOV Rr, #data	Move immediate to	2	2
movin, " data	register	_	
MOV @Rr,	Move immediate to	2	2
#data	data memory		
MOV A, PSW MOV PSW, A	Move PSW to A Move A to PSW	1	1
XCH A, Rr	Exchange A and		1
	register		
XCH A, @Rr	Exchange A and	1	1
	data memory		
XCHD A, @Rr	Exchange digit of A	1	1
MOVP A, @A	and register	1	2
inio n'i, en	current page	· ·	-
MOVP3, A, @A	Move to A from	1 1	2
	page 3		
TIMER/COUNTE	R		
MOV A, T	Read Timer/Counter	1	- 1
MOV T, A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT STOP TCNT	start Counter Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/	łi	1
	Counter Interrupt		
DIS TCNTI	Disable Timer/	1	1
	Counter Interrupt		
CONTROL			
EN DMA	Enable DMA Hand-	1	1
	shake Lines		
EN I DIS I	Enable IBF Interrupt Disable IBF Inter-	1	1
	rupt		
EN FLAGS	Enable Master	1	1
	Interrupts		
SEL RB0	Select register	1	1
SEL RB1	bank 0 Select register	1	1
	bank 1	'	•
NOP	No Operation	1	1
REGISTERS			
INC Rr	Increment register	1	1
INC @Rr	Increment data	1	1
	memory		
DEC Rr	Decrement register	1	1
SUBROUTINE	•		
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore	1	2
	status	1	

Mnemonic	Description	Bytes	Cycles
FLAGS		1.1.11	
CLR C	Clear Carry	1	1 👘
CPL C	Complement Carry	1	1 1
CLR F0	Clear Flag 0	1	1
CPL F0	Complement Flag 0	 ≤1¹ 	1
CLR F1	Clear F1 Flag	1	1
CPL F1	Complement F1 Flag	1	1.
BRANCH	· · · ·		-
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2 2 2
DJNZ Rr, addr	Decrement register and jump	2:	2 %
JC addr	Jump on Carry=1	2	2
JNC addr	Jump on Carry=0	· 2	2
JZ addr	Jump on A Zero	2	2
JNZ addr	Jump on A not Zero	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
JT0 addr	Jump on T0=1	2	2
JNT0 addr	Jump on T0=0	2	2
JT1 addr	Jump on T1=1	2	2
JNT1 addr	Jump on T1=0	2	2
JF0 addr	Jump on F0 Flag=1	2	2
JF1 addr	Jump on F1 Flag=1	2	2
JTF addr	Jump on Timer Flag =1, Clear Flag	2	2
JNIBF addr	Jump on IBF Flag =0	2	2
JOBF addr	Jump on OBF Flag =1	2	2
JBb addr	Jump on Accumula- tor Bit	2	2

Table 2. UPI™ Instruction Set (Continued)