inte

8041AH/8041AH-2/8641A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

- 8041AH-2: 12 MHz 8041AH: 8 MHz
- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 x 8 ROM/EPROM, 64 x 8 RAM,
 8-Bit Timer/Counter, 18 Programmable
 I/O Pins

- Fully Compatible with MCS-48TM, MCS-80TM, MCS-85TM, and iAPX-86,88 Microprocessor Families
- Interchangeable ROM and EPROM Versions
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply

The Intel[®] 8041AH/8741A is a general-purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48[™], MCS-80[™], iAPX-85[™], iAPX-86, iAPX-88, and other 8- or 16-bit systems.

The UPI-41A[™] has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041AH version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041AH are fully pin compatible for easy transition from prototype to production level designs. The 8741A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041AH order. The substitution of 8641As for 8041AHs allows for very fast turnaround for initial code verification and evaluation results.

The device has two 8-bit, TTL-compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041AH), single-step mode for debug and dual working register banks.



Symbol	Pin	Tune	Name and Eurotion	
Symbol	140.	ithe		
TEST 0, TEST 1	1 39	ł	Test inputs: Input pins which can be directly tested using conditional branch instructions.	
		-	Frequency Reference: TEST 1 (T_1) also functions as the event timer input (under software control). TEST 0 (T_0) is used during PROM program- ming and verification in the 8741A.	
XTAL 1, XTAL 2	2 3	• 1	Inputs: Inputs for a crystal, LC or ar external timing signal to determine the internal oscillator frequency.	
RESET	4	1	Reset: Input used to reset status flip flops and to set the program counte to zero.	
		i den Sere	RESET is also used during PROM pro- gramming and verification.	
SS	5	I	Single Step: Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.	
ĊŚ	6	l.	Chip Select: Chip select input used to select one UPI-41A microcomputer out of several connected to a common data bus.	
EA	7	I	External Access: External access input which allows emulation, testing and PROM/ROM verification. This pin should be tied low if unused.	
RD	8	.1 ·	Read: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.	
A ₀	9	l	Command/Data Select: Address in- put used by the master processor to indicate whether byte transfer is data $(A_0 = 0, F_1 \text{ is reset})$ or command $(A_0 =$ 1, F_1 is set).	
WR	10	1	Write: I/O write input which enables the master CPU to write data and com- mand words to the UPI-41A INPUT DATA BUS BUFFER.	

 Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
SYNC	11	0	Output Clock: Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
D ₀ -D ₇ (BUS)	12-19	° 1/O	Data Bus: Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A microcomputer to an 8-bit master system data bus.
P ₁₀ -P ₁₇	27-34	I/O	Port 1: 8-bit, PORT 1 quasi-bidirec- tional I/O lines.
P ₂₀ -P ₂₇	21-24 35-38	I/O	Port 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P_{20} - P_{23}) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P_{24} - P_{27}) can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P_{24} as Output Buffer Full (OBF) interrupt, P_{25} as Input Buffer Full (IBF) interrupt, P_{26} as DMA Request (DRQ), and P_{27} as DMA ACKnowledge (DACK).
PROG	25	I/O	Program: Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243. This pin should be tied high if unused.
Vcc	40		Power: +5V main power supply pin.
V _{DD}	26		Power: +5V during normal opera- tion. +25V during programming operation. Low power standby pin in ROM version.
V _{SS}	20		Ground: Circuit ground potential.

AFN-00188C

UPI-41A[™] FEATURES AND ENHANCEMENTS

1. Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.



2. 8 Bits of Status



 ST_4-ST_7 are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.



 RD and WR are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of RD or WR.



During the time that the host CPU is reading the status register, the 8041AH is prevented from updating this register or is 'locked out.'

 P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P_{24} becomes the OBF (Output Buffer Full) pin. A "1" written to P_{24} enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P_{24} disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

If "EN FLAGS" has been executed, P_{25} becomes the \overline{IBF} (Input Buffer Full) pin. A "1" written to P_{25} enables the \overline{IBF} pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P_{25} disables the \overline{IBF}

pin (the pin remains low). This pin can be used to indicate that the UPI-41A is ready for data.







 P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed, P_{26} becomes the DRQ (DMA ReQuest) pin. A "1" written to P_{26} causes a DMA request (DRQ is activated). DRQ is deactivated by DACK·RD, DACK·WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P_{27} becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



- 1. The RESET input on the 8041AH was changed to include a 2 stage synchronizer to support reliable reset operation for 12 MHz operation.
- 2. As noted in the status register description, during the time that the host CPU is reading the status register, the 8041AH is prevented from updating or is 'locked out.'
- 3. When EA is enabled on the 8041A, the program counter is placed on Port 1 and the lower two bits of Port 2. On the 8041AH, this information is multiplexed with PORT DATA (see port timing diagrams at end of this data sheet).
- 4. The 8041AH additionally supports single step mode as described in the pin description section.

APPLICATIONS



Figure 3. 8085AH-8041AH Interface



Figure 5. 8041AH-8243 Keyboard Scanner

PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test O	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
1	Data Output During Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input



Figure 4. 8048AH-8041AH Interface





WARNING:

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- 1. $A_0 = 0V$, $\overline{CS} = 5V$, EA = 5V, $\overline{RESET} = 0V$, $\overline{TEST0} = 5V$, $V_{DD} = 5V$, clock applied or internal oscillator operating, BUS and PROG floating.
- 2. Insert 8741A in programming socket
- 3. TEST 0 = 0v (select program mode)
- 4. EA = 23V (activate program model)¹
- 5. Address applied to BUS and P20-1
- 6. RESET = 5v (latch address)
- 7. Data applied to BUS²
- 8. $V_{DD} = 25v (programming power)^2$
- 9. PROG = 0v followered by one 50ms pulse to $23V^2$
- 10. V_{DD} = 5v
- 11. TEST 0 = 5v (verify mode)
 - a fear day is a strain the state of the

- 12. Read and verify data on BUS
- 13. TEST 0 = 0v
- 14. RESET = 0v and repeat from step 5
- 15. Programmer should be at conditions of step 1 when 8741A is removed from socket.
- NOTE:
- 1. When verifying ROM, EA = 12V.
- 2. Not used in verify ROM procedure.

8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/cm² power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ABSOLUTE MAXIMUM RATINGS*

 *NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C	. CHA	RAC	TERIS	TICS (T	$x = 0^{\circ} \text{ to } + 70^{\circ} \text{C},$	$V_{CC} = V_{DD} =$	+5V ± 10%)
-----	-------	-----	-------	---------	--	---------------------	------------

		804 8041	8041AH/ 8041AH-2		/8741A		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
V _{IL}	Input Low Voltage (Except XTAL1, XTAL2, RESET	-0.5	0.8	-0.5	0.8	V	
V _{IL1}	Input Low Voltage (8XTAL1, XTAL2, RESET)	-0.5	0.6	-0.5	0.6	V	
V _{IH}	Input High Voltage (Except XTAL1, XTAL2, RESET	2.2	v _{cc}	2.2	v _{cc}		
V _{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	Vcc	3.8	V _{CC}	v	
V _{OL}	Output Low Voltage (D ₀ -D ₇)		0.45		0.45	V	l _{OL} = 2.0 mA
V _{OL1}	Output Low Voltage (P ₁₀ P ₁₇ , P ₂₀ P ₂₇ , Sync)		0.45		0.45	V	l _{OL} = 1.6 mA
V _{OL2}	Output Low Voltage (Prog)		0.45		0.45	v	l _{OL} = 1.0 mA
V _{OH}	Output High Voltage (D ₀ -D ₇)	2.4		2.4		v	I _{OH} = -400 μA
V _{OH1}	Output High Voltage (All Other Outputs)	2.4		2.4		v	I _{OH} = −50 μA
η _L	Input Leakage Current (T_0 , T_1 , \overline{RD} , \overline{WR} , \overline{CS} , A_0 , EA)		±10		±10	μA	$V_{SS} \leqslant V_{IN} \geqslant V_{CC}$
l _{oz}	Output Leakage Current (D ₀ -D ₇ , High Z State)		±10		±10	μA	$V_{SS} + 0.45 \le V_{OUT} \le V_{CC}$
ILI C	Low Input Load Current (P ₁₀ P ₁₇ , P ₂₀ P ₂₇)		0.3		0.3	mA	V _{IL} = 0.8 V
I _{LI1}	Low Input Load Current (RESET, SS)		0.2		0.2	mA	V _{IL} = 0.8 V
I _{DD}	V _{DD} Supply Current		15		15	mA	Typical = 5 mA
ICC + I _{DD}	Total Supply Current		125		125	mA	Typical = 60 mA
^ц н	Input Leakage Current		100		100	NA	$V_{IN} = V_{CC}$
C _{IN}	Input Capacitance		10		10	pF	
C _{I/O}	I/O Capacitance		20		20	pF	

AFN-00188C

				-	
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
Vdoh	VDD Program Voltage High Level	24.0	26.0	V	
VDDL	VDD Voltage Low Level	4.75	5.25	V .	
Vpн	PROG Program Voltage High Level	21.5	24.5	V	
VPL	PROG Voltage Low Level		0.2	v	
Veah	EA Program or Verify Voltage High Level	21.5	24.5	V	
VEAL	EA Voltage Low Level		5.25	V	
IDD	VDD High Voltage Supply Current		30.0	mА	
IPROG	PROG High Voltage Supply Current		16.0	mA	······································
IEA	EA High Voltage Supply Current		1.0	mA	

D.C. CHARACTERISTICS—**PROGRAMMING** $(T_A = 25 \degree C, V_{CC} = 5V \pm 5\%, V_{DD} = 25V \pm 1V)$

A.C. CHARACTERISTICS (T_{CC} = 0°C to +70°C, V_{SS} = 0V, V_{CC} = V_{DD} = +5V \pm 10%) DBB READ

		804	041AH 8041AH-2		8641A	8741A		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{AR}	\overline{CS} , A ₀ Setup to \overline{RD}	0		0		0		ns
^t RA	CS, A₀ Hold After RD↑	0		0		0		ns
t _{RR}	RD Pulse Width					250	· · ·	ns
t _{AD}	CS, A ₀ to Data Out Delay		130		130		225	ns ^[1]
t _{RD}	RD↓ to Data Out Delay		130		130	4	225	ns ^[1]
t _{DF}	RD↑ to Data Float Delay		85		85		100	ns
tCY	Cycle Time (Except 8741A-8)	2	15	1.25	15	2.5	15	μs ^[2]
tCY	Cycle Time (8741A-8)					4.17	15	μs ^[3]

DBB WRITE

Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
taw	CS, A ₀ Setup to WR↓	Ő		0		0		ns
t _{WA}	CS, A ₀ Hold After WR↑	0		0		0		ns
tww	WR Pulse Width	160		160		250		ns
tow	Data Setup to ₩R↑	130		130		150		ns
twd	Data Hold After WR↑	0		0		0		ns

NOTES:

1. C_L = 150 pF.

2. 8, 12, 6 MHz XTAL respectively.

3. 3.6 MHz XTAL.

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
taw	Address Setup Time to RESET 1	4tCy		a Wittlet a	
twa	Address Hold Time After RESET 1	4tCy	1		
tow .	Data in Setup Time to PROG 1	4tCy	1. A.	· .*	5 1. 7 100 100 100 100
two .	Data in Hold Time After PROG 1	4tCy			
tPH .	RESET Hold Time to Verify	4tCy	· ·		
tvddw	V _{DD} Setup Time to PROG 1	4tCy			
tvddh .	VDD Hold Time After PROG 1	0			
tew .	Program Pulse Width	50	60	mS	· ·
., t <u>tw.</u> ,	Test 0 Setup Time for Program Mode	4tCy			
twr	Test 0 Hold Time After Program Mode	4tCy			
tDO	Test 0 to Data Out Delay		4tCy		
tww	RESET Pulse Width to Latch Address	4tCy			
t _r , t _f	VDD and PROG Rise and Fall Times	0.5	2.0	μS	
tCY	CPU Operation Cycle Time	5.0		μS	*
tRE	RESET Setup Time Before EA 1.	4tCy			

A.C. CHARACTERISTICS—PROGRAMMING (T_A = 25°C ±5°C, V_{CC} = 5V ± 5%, V_{DD} = 25V ±1V)

Note: If TEST 0 is high, t_{DO} can be triggered by RESET 1.

A.C. CHARACTERISTICS DMA

		804	1AH	8041	AH-2	8641A	/8741A	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
tACC	DACK to WR or RD	0		0		0		ns
^t CAC	RD or WR to DACK	0	1. 1.	0	 	0	-	ns
^t ACD	DACK to Data Valid		130		130		225	ns ^[1]
^t CRQ	RD or WR to DRQ Cleared		90		90		200	ns

A.C. CHARACTERISTICS

PORT 2 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 10^{\circ})$

		804	1AH	8041	AH-2	8641A	/8741A	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
^t CP	Port Control Setup Before Falling Edge of PROG	100		100		110	-	ns ^[1]
^t PC	Port Control Hold After Falling Edge of PROG	۰. مدر د		60		100	· .	ns ^[2]
^t PR	PROG to Time P2 Input Must Be Valid					a an An Air	810	ns ^[1]
tPF	Input Data Hold Time	0	150	0	150	0	150	ns ^[2]
t _{DP}	Output Data Setup time			200		250	:	ns ^[1]
^t PD	Output Data Hold Time					65		ns ^[2]
tpp	PROG Pulse Width			700		1200		ns

NOTES: 1. $C_L = 80 \text{ pF}$. 2. $C_L = 20 \text{ pF}$.

1-8

A.C. TESTING INPUT, OUTPUT WAVEFORM



CRYSTAL OSCILLATOR MODE



TYPICAL 8041AH/8741A CURRENT



DRIVING FROM EXTERNAL SOURCE



LC OSCILLATOR MODE



WAVEFORMS



WAVEFORMS (Continued)





AFN-00188C

WAVEFORMS (Continued)



The 8741A EPROM can be programmed by either of two Intel products:

- 1. PROMPT-48 Microcomputer Design Aid, or
- 2. Universal PROM Programmer (UPP series) peripheral of the Intellec[®] Development System with a UPP-848 Personality Card.



WAVEFORMS (Continued)



ON THE RISING EDGE OF SYNC AND EA IS ENABLED, PORT DATA IS VALID AND CAN BE STROBED. ON THE TRAILING EDGE OF SYNC THE PROGRAM COUNTER CONTENTS ARE AVAILABLE.

Mnemonic	Description	Bytes	Cycles
ACCUMULATOR			
ADD A, Rr	Add register to A	1	1
ADD A, @Rr	Add data memory to A	1	1
ADD A, #data	Add immediate to A	2	2
ADDC A, Rr	Add register to A with carry	1	1
ADDC A, @Rr	Add data memory to A with carry	. 1	1
ADDC A, #data	Add immediate to A with carry	2	2
ANL A, Rr	AND register to A	1	1
ANL A, @Rr	AND data memory to A	1	1
ANL A, #data	AND immediate to A	2	2
ORL A, Rr 🥈	OR register to A	1	1
ORL A, @Rr	OR data memory to A	1	1
ORL A, #data	OR immediate to A	2	2
XRL A, Rr	Exclusive OR regis- ter to A	1	1
XRL A, @Rr	Exclusive OR data memory to A	1	1
XRL A, #data	Exclusive OR imme- diate to A	2	2

Table 2. UPI[™] Instruction Set

Mnemonic	Description	Bytes	Cycles
DATA MOVES	and the second		
MOV A, Rr	Move register to A	1	1
MOV A, @Rr	Move data memory to A	1	1
MOV A, #data	Move immediate	2	2
MOV Rr, A	Move A to register	1	1
MOV @Rr, A	Move A to data memory	1	1
MOV Rr, #data	Move immediate to register	2	2
MOV @Rr, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, Rr	Exchange A and register	1	1
XCH A, @Rr	Exchange A and data memory	1	1
XCHD A, @Rr	Exchange digit of A and register	1	1
MOVP A, @A	Move to A from current page	1	2
MOVP3, A, @A	Move to A from page 3	1	2

Bytes Cycles

N N N N N N N N N N

	Mnemonic	Description	Bytes	Cycles		Mnemonic	Description
	ACCUMULATOR	ACCUMULATOR			REGISTERS		
	INC A DEC A CLR A	Increment A Decrement A Clear A	1 1 1	1 1 [,] 1		INC Rr INC @Rr	Increment register Increment data memory
		Complement A	1			DEC Rr	Decrement register
	SWAP A	Swap nibbles of A	1	1		SUBROUTINE	1997 - 19
	RL A RLC A	Rotate A left Rotate A left through carry	1	1		CALL addr RET RETR	Jump to subroutine Return Return and restore
	RRC A	Rotate A right	1	1			status
		through carry				FLAGS	
INPUT/OUTPUT							Clear Carry
	IN A, Pp	Input port toA	1	2		CLR F0	Clear Flag 0
	OUTL Pp, A ANL Pp, #data	Output A to port AND immediate to	1	2		CPL F0 CLR F1	Complement Flag 0 Clear F1 Flag
	OBL Pp. #data	OR immediate to	2	2		CPL F1	Complement F1 Flag
	онд р, <i>и</i> сана	port	_	_		BRANCH	
	IN A, DBB	Input DBB to A, clear IBF	1	1		JMP addr JMPP @A	Jump unconditional Jump indirect
	OUT DBB, A	Set OBF		1		DJNZ Rr, addr	Decrement register and jump
	MOV STS, A	$A_4 - A_7$ to Bits 4-7 of Status		ţ.		JC addr JNC addr	Jump on Carry=1
	MOVD A, Pp	Input Expander port to A	1	2		JZ addr JNZ addr	Jump on A Zero Jump on A not Zero
	MOVD Pp, A	Output A to	1	2		JT0 addr	Jump on T0=1
	ANLD Pp, A	AND A to Expander	1	2		JT1 addr	Jump on $TI=1$
	ORLD Pp, A	OR A to Expander	1	2		JF0 addr	Jump on F0 Flag=1
		3	·			JTF addr	Jump on Timer Flag
	MOVAT	Boad Timer/Counter	1	1			= 1, Clear Flag
	MOV T, A	Load Timer/Counter	1	1		JNIDF auur	=0
	STRT T	Start Timer	1	1		JOBF addr	Jump on OBF Flag
	STRT CNT	start Counter					=1
		Stop Timer/Counter				JBb addr	Jump on Accumula-
	ENTONTI	Counter Interrupt		•	[
	DIS TCNTI	Disable Timer/	1	1			
		Counter Interrupt					
CONTROL							
	EN DMA	Enable DMA Hand- shake Lines	1	. 1			
	ENI	Enable IBF Interrupt	1	1			
	DISI	Disable IBF Inter-	1				
	EN FLAGS	Enable Master Interrupts	1	1			
	SEL RB0	Select register bank 0	1	1			
	SEL RB1	Select register	1	1			-
	NOP	No Operation	1	1			

Table 2. UPI[™] Instruction Set (Continued)

1-13